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ABSTRACT 
Ancient Greek philosophers believed that atom was the smallest part of matter and 
was indivisible. In the time since, scientists have continually accumulated information that 
shows the inconsistency of the idea of the atom as the smallest particle. Modem physicists 
have shown the existence of subatomic particles. As part of the effort to help answer 
questions about the nature of the subatomic particles, the Relativistic Heavy Ion Collider 
(RHIC) was built at Brookhaven National Laboratory. RHIC is a complex piece of 
machinery whose primary function is to smash high-speed ions into each other, hopefully 
creating a shower of subatomic particles in the collision. 
In order to detect the resulting particles, many different types of detectors have been 
proposed and employed. Monolithic silicon pixel detectors have been studied extensively 
because we can have the detecting element and the readout electronics integrated onto the 
same silicon wafer. Couple advantages of this approach compare to having separate silicon 
wafers for the detecting element and the readout electronic are: (1) Thin device. (2) No 
detector-electronic connection. 
We are able to improve the speed of the MIMOSA chip of LEPSI/IreS by employing 
column in parallel readout instead of serial readout. We also propose a new pixel structure 
that would give us the ability for the array to sample the events at the same time. A new read 
out technique of Read-Read-Again is also being implemented. The idea of this technique is 
basically read each particular pixel twice, once for the actual signal excited by particle hit 
and then we reset the pixel before we read the second time for the reset signal. The Read-
x 
Read-Again technique will compensate the fixed pattern noise (FPN) for the non-uniformity 
of the threshold voltage of the source follower transistor in the pixel. 
Our study shows that monolithic silicon pixel detector is feasible to be built in the 
custom twin-tub CMOS fabrication process. This is good because a well-established 
fabrication process is already exists. Our study also shows a promising result of employing 
the Read-Read-Again technique. 
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1. INTRODUCTION 
1.1 Background 
All matter around us, even our own bodies, consists of atoms. Ancient Greek 
philosophers believed that the atom was the smallest part of matter and it was indivisible. In 
most recent times, scientists have shown that atoms can be split into even smaller, more 
fundamental particles. 
Each atom can first be broken down into electrons, protons and neutrons. The protons 
and neutrons (collectively called nucleons) are made up of even smaller particles, called 
quarks and gluons. The basic hierarchy is shown in Fig 1.1. 
Key 
• proton 
• rieutr'on 
,. .. quarks 
gluone 
Figure 1.1 Typical atom structure [ 1] 
In order to free these fundamental particles from the nucleons so that they might be 
studied, extremely high energies are required. The energy levels are similar to those present 
shortly after the big bang. In an effort to recreate those conditions, a Relastivistic Heavy Ion 
Collider (RHIC) was built at Brookhaven National Laboratory. 
RHIC is basically a 2.4 miles ring with 6 intersection points. Two counter-rotating 
beams of ionized atoms are accelerated around the ring. Each intersection point is where the 
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two rings of accelerating magnets cross to allow the particle beams to collide. In the 
aftermath of the high-energy collision, the fundamental particles making up the atomic nuclei 
can be broken loose, leaving a signature particle trail. The signals of the short-lived particles 
must be detected and converted into electronic data for later study. 
Figure 1.2 RHIC's 2.4 mile experiment ring [1] 
RHIC is the first machine in the world that is capable of colliding heavy ions. Ions of 
gold are used primarily in RHIC's experiments because gold is one of the heaviest common 
elements and its nucleus has a high density of particles. 
The two beams of gold ions being collided in RHIC are both traveling at nearly the 
speed of light. The beams travel in opposite direction around the 2.4 miles two-lane 
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racetrack. At those six intersection points (figure 1.2), these lanes cross to give a chance for 
those beams to collide. 
I I ·~+·, ~.·· ':t.i . •' . 
... : . . 
~~-;;ijt~~~ 
'' .. -~:. ; ~ ~·.: ·:·.. : .... ; 
Figure 1.3 Two ion beams collided [1] 
The first sequence on figure 1.3 shows two ion beams are traveling approaching one 
another. If conditions are right, the collision will melt the protons and neutron from those two 
ions and for a brief instant will liberate the quarks and the gluons. Just after the collision, 
thousands more particles form. Each of these particles is able to provide a clue as what was 
really happened inside the collision zone. 
Many particle detectors are required at each of the intersections. This work focuses on 
the feasibility of building a monolithic silicon pixel detector for PHENIX, one of the 
experiments at RHIC. The silicon monolithic detector would allow for better tracking of the 
particle trajectories, allowing for better interpretation of what happened during the collision. 
1.2 Motivation for using a silicon pixel detector 
Our approach for a monolithic active pixel sensor is based on an earlier detector 
structure [2]. The idea is for the detecting element and the readout electronics to be integrated 
onto the same low-resistivity silicon wafer. There are two advantages of this idea [2]: 
• The overall structure will be very thin, reducing the effect of multiple scattering. 
• With the detector and electronics on the same chip, there is no need for hybrid package 
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interconnect. 
Our goal is build the entire detector using conventional CMOS fabrication techniques. 
CMOS affords the following advantages: 
•Well-established fabrication process 
• Lower power usage 
• Lower system cost 
• The flexibility of integrating additional circuitry on chip 
•High yield 
• Convenient design methodology 
2. DIODE STRUCTURE 
2.1 Previous Diode Structure 
Early versions of the diode are based on a detector diode developed at CERN 
(Geneva, Switzerland)1• The diode relied on bump bonding techniques to connect the diode 
to the electronic circuitry on a separate chip [3]. A matrix of two-dimensional reverse-biased 
silicon detector diodes are flip-chip bonded to several front-end chips. Every cell on the 
detector matrix is connected via a solder ball to a cell of the same size on a front-end CMOS 
chip. This diode detector reacts to the transit of an ionizing particle, generating a charge 
pulse that is transmitted to the electronic cell underneath. 
1 CERN is the European Organization for Nuclear Research. 
Diode I -150µm 
- IOOµm I 
2.2 New structure 
Al \ 
\ 
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\ 
} 
one electronic cell 
(of the pixel chip) 
50 x 400 µm 2 
:-,. Ionizing particle 
Figure 2.1 Pixel of Alice experiment [3] 
Readout Ladder 
chips supports 
Detector Thin ladders ceramic 
(300µm) 
Figure 2.2 Flip chip detector arrangement [3] 
The idea and basic architecture for the detector/diode is adopted from digital still and 
video cameras which use CCD technologies. In our silicon pixel detector, the diode will need 
to collect the electrons that are generated by the particle hit. The cross section of a proposed 
diode is shown in Figure 2.3. 
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unrelated junctions • useful junction 
t t 
cross section "A" cross section "B" 
Figure 2.3 Cross section of the diode structure [ 4] 
The above device can be fabricated using a standard CMOS process. This approach 
will allow the diode to detect the electrons generated in the epi-layer beneath the surface of 
the whole pixel (electrons that are normally lost); this will effectively increase the fill factor. 
n++ p+ p- depth 
n++ 
n-
electrostatic p::itenti.al "A" electrostatic p::itenti.al II B" 
Figure 2.4 Electrostatic potential across the diode [ 4] 
Figure 2.4 "A" is the cross section of electrostatic potential underneath the electronic 
circuitry and "B" is the cross section of the potential underneath the collecting n+ junction. 
Underneath the active devices, electrons generated in the epi-layer p- will not diffuse easily 
to the junction because there is a small barrier in the p+ zone. Instead they will move laterally 
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towards the n+ contacts, where they are easily collected due to the favorable potential profile 
there. 
With this structure, it is possible to collect the electrons generated from the whole 
pixel so it will increase the fill factor of the active pixel. We are in the process of simulating 
the diode to determine its effectiveness at collecting electrons. Through simulation, we will 
determine optimum pixel size, p- epi thickness and biasing voltage for the diode. Diode 
simulation is ongoing at the time of this writing and will not be discussed in this thesis. 
The main challenge of this detector is to make sure that it can collect most of the 
electrons that are generated by the particle hit. A reasonable time for the electrons to drift or 
diffuse to the collection junction is very important. Recombination time is also something 
that plays a big role in the detector structure. 
2.3 Circuit Design Challenges 
Another challenge is that the read out circuit must be able to detect all or most events 
that happen in the collider. Minimum Ionizing particle MOS Active pixel detector 
(MIMOSA) chips were developed by IReS/LEPSI [2] using serial readout of all the pixels on 
the chip. As such, the readout process was quite slow for MIMOSA. We can decrease the 
total time to read out all of the information from the array by having column parallel readouts 
so less dead time is required and more events can be detected. 
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Figure 2.5 Schematic block diagram 
All of the pixels will detect an event and then store the information inside the pixel. 
The row selector will determine the readout of data inside the pixel row after row. All data 
from each row will be amplified by the gain circuits before being digitized by the analog-
digital-converters (ADCs). 
The pixel needs to have low leakage current so it can hold the data until it can be read 
out. The gain circuit has to work fast enough (in order of tens of nanosecond) to amplify the 
signal accurately. The ADC has to be able to digitize the signal in a comparable time with the 
gain circuit. All of these circuits need to be low power because there will be many of them. 
There will be many pixels in an array - we hope to make 50 x 50 arrays - and it is 
important for the pixel characteristics to be uniform across the array. Also, noise effects on 
each pixel have to be low or be uniform so that we can calibrate out or subtract the noise. The 
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pixels must have sampling and holding functionality because pixels on different rows must 
wait for the pixels in other rows to be read out. It is also important to insure this waiting 
period will hold the integrity of the signal that is held on each pixel. 
Even though doing the read out in this fashion will reduce the readout time 
significantly compared to the serial read out, we still have to make sure that readout time for 
the whole pixels will be smaller than the time for the next possible collisions or Level-1 
Trigger. Level-1 trigger is the indication of a collision but it comes 4 microseconds after the 
event. 
2.4 Radiation Effects 
Radiation is another concern. Radiation damage will occur when the heavy charged 
particle passes through the gate oxide region of n-type or p-type transistors. This effect will 
lead to a significant permanent degradation of the device [5]. 
There are three typical types of damage due to radiation in microelectronic circuits. 
They can be described as follows [6]: 
•Total dose effects 
• Single event effects 
• Displacement damage 
All of these effects are similar so we will only discuss total dose effects in this thesis. 
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2.4.1 Total dose effects 
This effect cause cumulative damage to the semiconductor devices due to the 
radiation exposure over the time. This damage will change the properties of the solid-state 
components, changing the device characteristics. 
Schema11c Diagram of nMOS Device Exp<>$•d to 
Ionizing Radiation 
Figure 2.6 Band diagram of n-type transistor that exposed to ionizing radiation [7] 
The main effect is a change in the voltage threshold. When the transistor is exposed to 
ionizing radiation, electron hole pairs are created in the gate oxide and in the parasitic 
insulating layers of the devices. This is illustrated in Fig. 2.6. If the gate is under positive 
bias, the generated electrons will move rapidly toward the gate and leave the oxide, but the 
holes will move slowly toward the silicon (substrate). Some of these holes will be trapped 
near the Si/Si02 interface and will cause a shift in the threshold voltage of the transistor [7]. 
Others effects can be result in oxide and junction breakdown and increase the leakage 
current. 
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Figure 2.7 Threshold voltage shift inn-type devices [8] 
2.4.2 Expected Radiation Effect 
All of the radiations effects are expected when a silicon chip is working in radioactive 
environment like the collision zone of a collider. There is no way to avoid all of these 
radiation effects but we can reduce the effects by having a more robust design. 
Two conventional ways to reduce the radiation effects are using p-type based 
transistors and/or using radiation tolerant n-type devices. P-type device parasitic transistors 
will not cause the leakage current problems after radiation. N-type transistor that can tolerate 
radiation can be built as enclosed (gate-all-around) n-type device to avoid the parasitic field 
transistor. 
The threshold shift will probably be the primary concern of radiation exposure. We 
do not have the information about how much radiation dose will be expected throughout the 
lifetime of the detector. This is something that we need to investigate in the future. 
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3. PIXEL STRUCTURE 
3.1 Review of MIMOSA's Pixel 
MIMOSA (Minimum Ionizing Particle MOS Active Pixel Detector) is a monolithic 
active pixel sensor for charged particle tracking based on a novel detector structure built by 
IreS/LEPSI[2]. 
Several different versions of MIMOSA chips have been fabricated and tested. We 
will discuss the pixel structure from MIMOSA I and MIMOSA II in particular. Both 
MIMOSA I and II use an nwell/p-epi diode structure (see section 2.2). 
The MIMOSA cell architecture consists of only three transistors: a reset switch, the 
input of source follower and a selection switch. This structure can be seen in Fig 3.1. 
VDD 
RE_Dx I 
M1 
M2 
Figure 3.1 Pixel structure use in MIMOSA I and II 
3.2 The Proposed Structure 
Global_ Sample 
Row_Reset 
Signal_Read -----it---->\. 
Reset_Read ------1t---7 
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Reset 
Read 
Vx 
Figure 3.2 Proposed pixel structure 
Output Line 
The proposed pixel structure can be seen in Fig. 3.2. (This basic circuit will be 
modified slightly later in this chapter.) Each individual pixel is comprised of 4 MOS 
transistors and a diode to collect the charge. The logic gates (OR gates) are shown here for 
clarity. They are not actually inside the pixel, but are implemented in the row selection logic 
circuits. 
In comparison to the 3-transistor MIMOSA pixels, our design includes extra 
transistor (Ml on Figure 4) to perform the sample and hold function on the pixel. 
The sample and hold function is important to distinguish the time when all of the 
diodes are collecting generated electrons. Without this function, the diode will continue 
collecting the charge until the next reset function. Depending on the rate of particle 
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generation, some parts of the array may accumulate more electrons from more than one 
collision event during the readout process. This proposed pixel circuitry would eliminate this 
problem by having the same interval of sampling for the events for all the pixels in the array. 
A block diagram for two pixels is shown in Fig. 3.3. There are only five main signals 
that coming in to each pixel instead of 7 signals shown in Fig 3 .1. All of the pixels in the 
same column will share the same output line. 
Sample 
Reset 
Vreset 
Vdd 
Read 
Sample 
Reset 
Vreset 
Vdd 
Read 
Pixel 
Pixel 
Figure 3.3 Pixel symbol 
Output Line 
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4. READ-READ-AGAIN METHOD 
4.1 The idea behind Read-Read-Again Method 
We also propose a method we call "Read-Read-Again" with our pixel circuit. The 
idea to read the pixel twice, once for the actual signal after a particle hit and the second read 
is done after the reset signal in order to provide a baseline voltage for comparison. 
This method is important first because the signal read out at Va is V x minus the 
threshold voltage of the input transistor of the source follower (figure 3.2). It is not valid to 
assume that all of the input transistors of the source followers in the various pixels will have 
the same characteristics and same threshold voltage. The threshold voltage variations from 
transistor to transistor may well be large compared to the signal that we might get from each 
event. Although it might be possible to have a dummy pixel (that never takes a particle hit) 
to serve as a reference, this approach will not lessen the impact of the threshold voltage 
variations. Another approach to suppress the threshold variations effect is required. 
The Read-Read-Again method provides functionality to subtract out the threshold 
voltage for each input transistor of the source follower on every pixel. This method will 
compensate the threshold variations across the pixels on an array. More of the advantages of 
Read-Read-Again method will be discussed later. 
4.2 Implementation 
The challenge is to make certain that the in a given row can be maintained signal 
while other rows are being reset. This is very important so as not to lose the information that 
is held in the pixels. 
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In looking at Fig. 3.2, there are 10 signals that need to be considered: 
• Global_Reset: To reset all pixels on the chip. 
• Row_Reset: To reset all pixels on a particular row. 
• Reset: The "OR" logic value between Global_Reset and Row _Reset. 
• Signal_Read: To read the sampling signal. 
• Reset_Read: To read the reset signal. 
• Read: The "OR" logic value between Signal_Read and Reset_Read. 
• Global_Sample: To provide the sampling time for all pixels on the chip. 
• Sample: The "OR" logic value between Global_Sample and Row _Reset. 
All the above signals are integrated as a sequence and the signals are changing appropriately 
with timing and trigger signals. The sequence on one row of the array is shown in timing 
diagram on the next few pages. 
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-
Global_Reset 
-
Global_ Sample 
-
Sample(1) 
Signal_Read (1) 
Row_Reset (1) 
-
Reset (1) 
Reset Read (1) 
Read (1) 
~ ... 
j~ 
VX{1) 
''re~ et 
,, 
--
VA(1) 
\'rei et - ' Vth 
,, 
Figure 4.1 Sequence 1 
Global_Reset and Sample go high at the same time. This will charge V x to V reset· At 
the same time we reset the diode by forcing the diode to the reset voltage. 
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-
Global_Reset 
Global_ Sample 
Sample (1) 
Signal_Read (1) 
Row_Reset (1) 
-
Reset (1) 
Reset Read (1) 
Read (1) 
. 
Vx (1) 'Vre: et 
' 
• 
VA(1) 
\Vre~ et - ' th 
Figure 4.2 Sequence 2 
Global_Reset goes low and Sample stays high, meaning that the pixel is in the sampling 
mode. The pixel is ready to detect any particle events. 
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Global_Reset 
-
I 
Global_ Sample I 
Sample (1) 
I 
I I 
I 
! 
I 
Signal_Read (1) I 
I 
I 
I 
' 
Row_Reset (1) I 
_I 
Reset (1) I 
Reset Read (1) 
I 
I 
Read (1) 
i" 
Vx (1) 'lire: et 
,, 
I 
I" 
Wre~ et - ' 'th 
I ' 
VA(1) 
Figure 4.3 Sequence 3 
Sample remains high. If there is a particle during the sampling period, there will be 
charge are collected by diode. Voltages V x and Va are dropping in response. 
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Global_Reset 
-
I I I I 
Global_ Sample 
I I 
I 
I 
I 
i 
Sample (1) 
Signal_Read (1) 
Row_Reset (1) 
- I 
Reset (1) 
I 
Reset Read (1) 
Read (1) 
' " -Vx (1) ''re• et 
1W 
•l 
'""' -''re! et - ' 'th VA(1) ,, 
Figure 4.4 Sequence 4 
Sample is still high but there is no further discharge of the diode voltage after the all 
the generated electrons have been collected. This sampling period can be stopped by a signal 
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from an external Level 1 trigger or it can be stopped at the end of a fixed detection time 
window. 
Global_Reset 
-
I I 
Global_ Sample 
I 
Sample (1) I I 
-
Signal_Read (1) 
Row_Reset (1) 
-
Reset (1) 
Reset Read (1) 
-
Read (1) 
I 
Vx (1) Wre· et 
,, 
""' ''re~ et - ' 'th VA(1) ,. 
Figure 4.5 Sequence 5 
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After the trigger from Level 1 signal (or the sampling period is over), Signal_Read 
goes high for the row. The voltage at Va will be read out through the output line and sent 
down to the column. Once the sampling is closed the detector is blind to further collisions. 
Global_Reset 
-
I 
I i I 
I 
I 
I 
Global_ Sample 
-
Sample (1) 
Signal_Read (1) 
-
I - I 
Row_Reset (1) 
Reset (1) 
- -
I 
I 
Reset Read (1) I 
-
Read (1) 
-J• !".... I 
Vx (1) ''re~ et 
,, 
I 
I 
- I Ji ' 
I 
' res et - \ th ,. 
VA(1) 
Figure 4.6 Sequence 6 
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Signal_Read goes low and Row_Reset goes high will stop the access to Va of a pixel 
at a particular row and will charge the V x back up to V reset· 
Global_Reset 
-
I I I I I 
Global_ Sample 
,..._ 
Sample (1) 
,..._ 
Signal_Read (1) I 
I 
,..._ 
Row_Reset (1) 
,..._ ,..._ 
Reset (1) 
-
Reset Read (1) 
,..._ -
Read (1) 
• "'-
Vx (1) "re• ~et 
' 
• !'.... 
' re~ et - \ th 
VA(1) 
Figure 4. 7 Sequence 7 
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Row_Reset goes low and Reset_Read goes high will send the Vreset out to the output 
line. The voltage seen at the output line is Va (Vresei-Vth). With this we can eliminates the 
much of the threshold dependence because we will subtract out the V th of each pixel. 
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Figure 4.8 The whole timing diagram for one row 
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Figure 4.8 shows the timing diagram for a particular row. Once an operation is done 
on a particular row sequences 5 to 7 will be applied to the next row and will stop at the last 
row. Sequence 1 to 5 will be repeated after the last row is done. 
The Read-Read Again method is defined as how we read the signal from pixel and 
then we read the reset voltage from the same particular pixel. 
4.3 Advantages and Disadvantages 
The main advantage of the Read-Read Again method is the ability to subtract the 
reset noise and avoid the threshold voltage variation of across the pixel of the array. The 
actual signal excited by the particles is the difference between the reset voltage and the signal 
voltage. By subtracting these two signals, the system noise will be lowered. The Read-Read-
Again method will compensate for the fixed pattern noise on the column and also for the 
threshold variation for the pixel. 
The main disadvantage of the Read-Read Again method is slow pixel rate. By 
reading the same pixel time twice, we are doubling the access time of one pixel. Also, extra 
circuitry to do this signal subtraction is required. 
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Figure 4.9 Timing diagram for two consecutive rows 
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4.4 Possible Problems 
There are some issues with this Read-Read Again method. The first is that the pixel 
has to hold the signal charge for a relatively long time while the other rows are accessed. 
How well the pixel voltage is held those charges in relation to how long it takes to acquire all 
of the data will be critical. Low leakage current for the holding transistor is required. 
Otherwise the pixel down in the row is going to lose the data due to this leakage current. 
Even though we can achieve the low leakage current the time to acquire all of the data is very 
important. 
The other problem is how to integrate the pixel with the Level 1 trigger. Our current 
plan uses the Level 1 trigger to stop the sampling and begin the date readout for the pixel 
array. If another collision occurs during the readout, there is no way to detect it, since the 
pixel data is being held for the readout process. It might be possible to add a short first-in-
first-out (FIFO) pipeline to each pixel to keep data from several events stored in sequence. 
Addition of a FIFO will be work for a future generation of the detector circuit - for the time 
being, we will stick with the single-event pixel architecture. 
4.5 Threshold voltage variations on the same pixel 
The threshold voltage variation of the input transistor of the source follower (M3 in 
figure 4.10) itself is found to cause some potential problems. By design the Read-Read 
Again method is capable of eliminating the fixed pattern noise from a pixel array by 
assuming that the transistor M3 inside the pixel provides a linear relationship between V x and 
Va· To ensure this we will modify some details of the pixel. 
28 
Vdd Transistor that 
raises the 
, /concern 
I 
I 
I 
I 
I 
I • 
Output Line 
Figure 4.10 The source follower inside the pixel structure 
The configuration of figure 4.10 is a source follower with a common bias current for 
all of the pixels on the same column. The source follower is basically a transistor in series 
with a resistor. The gate of the transistor is where the terminal where the input voltage is 
applied. The resistor is connected from the source of the transistor to the ground. The output 
node is the source terminal of the transistor. 
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Voo 
v~ 
Vout 
R 
Figure 4.11 The basic configuration of source follower 
vds ~ vgs - VTH 
vdd - vout ~ Vin - vout - VTH 
vdd ~ Vin - VTH 
(1) 
Equation (1) is the requirement for the transistor to operate in the saturation region. The 
current flowing through the transistor that operates in saturation is: 
(2) 
V out is also a function of the current flowing through the transistor. The relation between the 
Y out and current can be defined as: 
Vout =Iv* R (3) 
From equation (1), (2) and (3), we can clearly see that Vout can goes up to as high as Yctct-Vth· 
Once Yout is equal to V dct-Vth the current will stop flowing the transistor. This is the limit of 
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how large the voltage we can apply on Vin· This means the Vreset has to be equal or smaller 
than Vctct-Vth. 
From equation (2), we can conclude that the drain current flowing through the 
transistor depends on the input de voltage (Vin). If Vin changes from l.5V to 2V, Vgs-Vth 
may increase by a factor of by .Ji. This will introduce a substantial non-linearity in the 
input-output characteristic. 
To alleviate the dependency of the drain current to the input voltage, the resistor can 
be replaced by a current source. There is no way of having an ideal current source but we can 
implement a reasonably good current source using another NMOS transistor operating in its 
saturation region. 
Voo Voo 
Vi~ v~ 
Vout Vout 
Vbias I 
(a) (b) 
Figure 4.12 Source follower using an NMOS transistor operating in the saturation region 
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Figure 4.12(a) is the source follower with the ideal current source. We will discuss 
figure 4.12(b) because it would be the actual implementation on the circuit. Even if a source 
follower is biased by an ideal current source, its input-output relationship will show some 
non-linearity due to the dependence of V th upon the source potential. For this reason, typical 
source followers suffer from several percent of non-linearity between the input and 
output[ IO]. 
The simulation outputs are shown in figure 4.11 and figure 4.12(b) where it is 
demonstrated that there is not a linear relationship between the input and output. 
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400m 
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Figure 4.13 Input vs output voltage for figure 4.11 
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Figure 4.14 Zoom in of figure 4.13 
To show the non-linearity relationship between the input and output voltage, we 
measure the output voltages when then inputs are l.4V and l.5V. 
Vin= l.4V ~ Vout = 358.545mV 
Vdrop1.4v = l.04146V 
Vin= l.5V ~ Vout = 420.34mV 
VdrOP1.sv = l.07966V 
OVdrop = 38.205mV = 3.66% 
Figure 4.15 is a plot of the input vs output voltage for the circuit of Fig. 4. l 2(b ). 
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Figure 4.15 Input vs output voltage plot for figure 4.12(b) 
Vin= 1.4V ~ Vout = 355.682mV 
Vdrop1.4v = l.04432V 
Vin= l.5V ~ Vout = 433.354mV 
Vdrop1.5v = l.06665V 
DVdrop = 22.328mV = 2.13% 
1.520 
From the above calculations, we can see that having a current source on each pixel 
improves the non-linearity relationship between the input and output voltage. However there 
is still a problem due to variation of the threshold voltage of each pixel depending on the 
input voltage. 
In order to understand, threshold voltage variation of the transistor, we can use the 
formula for calculating the threshold voltage when the source is not tied to the substrate 
(body) contact, 
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The non-linearity is due to the body effect (V sB). In order to completely eliminate the body 
effect we would have to tie the substrate to the source. 
This approach is only possible for p-type transistors because all of the n-type 
transistors usually share the same substrate in regular CMOS process using the wafer as the 
p-substrate. Having the epi-layer on top of the wafer (known as a twin tub process) gives us 
the advantage of the possibility of using individual n-type transistors with sources tied to the 
substrate connections, eliminating the body effect for them. 
Other n-type 
transistors 
P EPl-LAYER 
P++ SUBSTRATE 
,----------------, 
: M3 : 
I I 
I 
I 
I 
I 
I 
I 
I 
I I 
~-------------- -· 
Figure 4.16 Partial cross section of one pixel 
v~ 
Vbia~ 
GND-=-
Figure 4.17 Source follower with substrate connected to the source 
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Table 4.1 will show how the source follower of Fig. 4.17 compares to the one of Fig. 
4.12(b). The only difference between these two source followers is how the substrate on the 
input transistor is connected. The substrate of the structure on figure 4.12(b) is hooked up to 
a ground (all n-type transistors are sharing the same substrate) and the substrate of the input 
transistor in figure 4.17 is connected to the source of the transistor (having a separate well for 
the substrate). 
Table 4.1 Threshold voltage variations comparison 
Substrate 
tied u~ to VDD Vx Va Vdro~ Diff Percent{%} 
Ground 3.3 1.7 0.4065 1.2935 0.0242 1.8746 
1.8 0.4822 1.3178 
Ground 5 2.4 0.9563 1.4437 0.0196 1.3547 
2.5 1.0368 1.4632 
Source 3.3 1.7 0.5282 1.1718 0.0027 0.2330 
1.8 0.6255 1.1745 
Source 5 2.4 1.2190 1.1810 0.0011 0.0965 
2.5 1.3178 1.1822 
From table 4.1, we can clearly see that the circuit of Fig. 4.17 (bottom two rows of 
Table 4.1) shows much less variation than the other circuit. The threshold voltage is varying 
well below 1 % range and the Read-Read Again method can be applied with this structure. 
Implementing the source follower from figure 4.17 to our current pixel structure can be done 
by adding one more n-type transistor for the bias current and the substrate of the input 
transistor of the source follower is connected to the source. The new proposed pixel cell 
structure can be seen below. 
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Figure 4.18 New proposed pixel structure 
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5. TEST CHIP 
5.1 Overview 
A test chip with 4 columns and 8 pixels per column was designed using the AMI 0.6-
µm process. The purpose of the test chip is to verify the basic function of the circuitry of the 
detector - there are no detector diodes present. All testing will be done using fixed input 
voltages to simulate the effects of collecting charge on a diode. 
Two of the four columns will have complete gain and analog-to-digital converter 
circuits, one has only the amplifier, and one is provided with a simple buffer to allow testing 
of voltages directly from the column lines. 
The test chip also has clock generation and row switch circuitry. The clock generation 
circuit requires input from an external master clock. The row switch will switch the signals 
from the clock to the appropriate row on the array. Details of these circuits are provided 
below. 
5.2 Pixel structure on test chip 
The pixel structure use on the test chip is very similar to the one from figure 4.18. 
The first difference is the substrate of the input transistor of the source follower is not tied to 
the source but to the ground. This is due to the limitation of the AMI 0.6-µm process, which 
lacks the twin-tub technology needed to tie source contacts to independent substrates. 
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Reset 
Vreset 
Vdd 
Read1 Red 
Read2 
SampleB 
M1 M6 
Vin put 
Output Line 
Figure 5.1 Pixel structure for test chip 
The extra transistor M6 is used as a dummy switch to minimize the charge injection 
from Ml. The idea behind this technique is that if the width of M6 is exactly half of the 
width of Ml, and the charge injected by Ml will be absorbed by M6. In real world, it is 
seldom possible to cancel all of the charge injection errors with the ideal ratio of the widths is 
one-half. So the ratio is set to make sure that the clock-feedthrough is as small as possible to 
be tolerated on our circuit, it does not have to be exactly one-half [5, 11]. This dummy 
transistor is included to help improve accuracy in measuring the input voltage. It may not be 
necessary to have this dummy switch on the real pixel, but we will not be able to know that 
until there is a final design for the diode itself. 
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5.3 Clock 
The clock generation circuit is basically a divide-by-six circuit along with some logic 
output to obtain the appropriate signals with the correct phase [12]. The clock use for the test 
chip is set for producing six signals; Sample, Readl, Reset, Read2, Opamp and ADC. The 
output of this clock can be shown later on this chapter. 
The width of the output pulses of the clock circuit will be the period of the master 
clock fed into it. This provides the flexibility of having a different pulse width for outputs by 
changing the period of the master clock. 
The control signals (NOLSB, Nl, N2, N3, N4 and N5MSB) for the divide-by-six 
circuit have been set up to address the appropriate number of rows. The control signals setup 
can be seen on table 5 .1. 
Table 5.1 Control signals setup for clock generation 
Control Signals 
NOLSB 0 
N1 0 
N2 0 
N3 1 
N4 0 
NSMSB 1 
40 
CLK ._-IHIH'5CiJi;--'-'~iJ._,.._j 
NOL.Sa 
Nt 
N2 
NJ 
N< 
N5"'58 
~r.--,_11>-t.J~'!--' 
Figure 5.2 Clock generation circuit 
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Output signal sampling is use to sample the input signal to all of the pixels so the 
Sample only happens once for each frame (8 rows). Readl is use to read the input signal 
sampling into the pixel. Reset is use to reset the pixel to Vreset . Read2 is use to read the vreset 
from the pixel. Opamp and ADC are use for subtracting, amplifying and digitizing the output 
from the pixel. 
With this we can figure how to set up the control signal. For 8 rows of pixel per 
column, we need 1 pulse of Sample signal and 8 * (Readl +Reset+ Read2 + Opamp + 
ADC). If we add it up it will come up to be 41 pulses to process a frame. We need to set the 
control signal to rest after 41-1 = 40 counts, or 101000 (MSB - LSB) in binary. 
Transient Response 
_:: i /Somp'• 0 4~1-------0_n_e_F_ra_m_e _________ ,-1~~0~--~-
5.0 o: /Read 1 
-~:: LJJ_____.,__~ .~°===FL 
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_:: lD:n ,, 
_::GW .... ~ .... w 
5.0 I: /ADC 
-~:: LD-dJ~.~~ 
400n 500n 600n 700n 800n 91!\0n 1.0u 
time 
Figure 5.3 Output of the clock generation 
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5.4 Row Switch 
The row switch is used to route the signals from the clock to the appropriate rows of 
the array, starting at row 1 and ending at row 8. The row switch consists of 3-bit counter, 3-
bit decoder and switches. The row switch implementation is shown in Fig. 5.4. 
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Res et -
I 3·blt Decoder I 
51 52 53 54 55 56 57 SB 
5 • -- l ~ 1 
s 2 • -- l - 2 
5 3 • -
~ l - 3 
5 4 ... 
-- l - 4 
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-- l - 5 
~ 6 
-- l - 6 
s 7 ... 
-- l - 7 
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Figure 5.4 Row switch implementation 
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5.5 Subtraction and Amplification 
The subtraction and amplification is done with a switched-capacitor amplifier [13, 
14]. This circuit can be realized by using an amplifier, two capacitors and 5 switches. The 
basic circuit configuration is shown in Fig. 5.5. 
Phi1 
C2 
Phi1 C1 Phi2 
Vin1_/ 
Vout 
Figure 5.5 Switched capacitor amplifier 
The switched-capacitor operates in two phases, we will call them phase Phil 
and phase Phi2. These phases are non-overlapping. The operation of the circuit can be 
understood by looking at the circuit during the two phases. In phase 1, the switches labeled 
Phil are closed and switches Phi2 are open and the circuit appears as shown in Fig. 5.6. The 
capacitor Cl charges to voltage Vint. 
Q - Cl* V ClPHll - inl (5) 
C1 
Vin1--I 
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C2 
Figure 5.6 Phase phil 
Vout 
During the second phase of operation, the switches reverse, and the circuit appears as 
shown in Fig. 5.7. The charge on capacitor Cl will change in accordance with the new input 
voltage Vin2. The change in the charge will be mirrored in capacitor C2 and output voltage 
will be proportional to the difference in Vinl and Vin2. 
C1 
Vin2~ 
C2 
Figure 5. 7 Phase phi2 
QClpff/2 =Cl *Vin2 
L'.lQCI = Cl(Vinl - vin2) 
QC2pfff2 = LlQCI 
Vout = Q~;12 = ~~ (V;n 1 - V;n2) 
Vout 
(6) 
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From the above calculation we see that the gain depends on the ratio of Cl and C2. In 
our test chip, we were designing for a gain of 5 so we chose C1=5·C2. Due to the nature of 
Read-Read-Again method, the voltage Vin2 will always be equal or bigger than Vinl, 
meaning that the output should be negative. This would normally cause a problem since the 
AMI 0.6-µm process does not allow for negative voltages. We designed around this problem 
by moving the operating point of the amplifier from zero to VDD/2, allowing for output 
voltages between 0 and VDD/2. 
5.8. 
The two-stage amplifier [15] used in the switched-cap circuit is shown below in Fig. 
Vin--i 
lbiac:---
~Vin+ 
R Cc 
Figure 5.8 CMOS realization of a two-stage amplifier 
Vout 
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The main considerations in designing the amplifier are the open loop gain and the 
gain bandwidth product. Our analog-to-digital converter that follows the amplifiers is has a 
3-bit output, so we need to achieve 3-bit accuracy. The minimum gain needed is determined 
as follows [16]: 
1 1 
~ V max = --3 = 0.0625 22 
l :::; 0.0625 =>Ao :?:: 15 = 23.5dB 
1 + PAo 
(7) 
The gain bandwidth product requirement for the amplifier to settle within 20ns is as 
follows: 
l 1 n ( l ) :::; 2 0 n s => G B P :?:: 1 3 8 . 6 M H z (8) fJ .GB P 0. 0 6 2 5 
Simulations of our design show that we easily meet these requirements. More 
amplifier parameters are listed in Table 5.2. 
Table 5.2 Amplifier performance parameters 
Parameters Requirements Achieved 
Open Loop Gain >23.52 dB 60.43 dB 
Gain Bandwidth >138.6 MHz 193.8 MHz 
Phase Marqin NA 39.12 
Output Loadinq NA 1 pF 
Power Dissipation <5mW 2.45 mW 
5.6 Analog-to-Digital Conversion 
An analog-to-digital converter (ADC) is used to digitize the amplified signal. The 
current ADC has a 3-bit output (although that may be increased in future versions). It is a 
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latched-comparator ADC so that power consumption is relatively low [17]. Low power is 
important because we will have one ADC on each column. The ADC has an adjustable 
reference in order to provide some flexibility to choose a lower threshold for the signal to be 
digitized. This allows for possibility of ignoring very low-level signals, which may be noisy. 
This type of comparator operates with a single-phase clock. The comparator consists 
of a power switch transistor, input transistors and current cutting transistors with feedback 
inverters. This comparator circuit is shown in Fig. 5.9. 
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Figure 5.9 Transconductance latched comparator 
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This comparator performs different functions depends on the clock phase. When the 
clock signal is high, the comparator is in the reset mode, and when it is low, it is in the 
compare mode. A timing diagram shown in Fig. 5.10 shows the two different phases of the 
comparator. 
Figure 5.10 Timing diagram of the comparator 
In the reset phase (Fig. 5 .11 ), the power switch is off- M5 and M6 are on. This will 
cause nodes A and B to pre-charge to the ground level. Input transistors Ml and M2 are on 
because Vas > V rn. and the difference between these transistors will remain unchanged even 
if no current flows through them. 
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A B 
v~ 
l l l 
Figure 5.11 Reset phase 
The second phase is the compare phase (Fig. 5.12), in which the comparator will 
decide whether the input voltage is bigger or smaller than the reference voltage. In this phase, 
the power transistor is on. At the beginning of this phase, the reset transistors (M5 and M6) 
are off. Therefore, the voltage different comes between node A and B is due to the difference 
in the transconductance of the input transistors and the positive-feedback latch circuit 
amplifies it to the full range. When the voltage at either node A or B reaches the voltage level 
of V dd, M3 or M4 will be off and the current will be cut off. 
It is difficult to compare voltages if both are below the threshold voltage of the input 
transistors. A complementary structure circuit is used for low reference voltage. Instead of 
using n-type transistor, p-type transistor is used as the input transistor. The lower half of the 
comparators will use the p-type input transistors and the upper half of the comparators will 
use the n-type input transistors. 
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Vin Vref 
Figure 5.12 Compare phase 
This approach of comparator has several advantages compared to others 
architectures[l 7]: 
• low input capacitance, 
• low kick-back noise, 
• low power consumption, 
• high speed, and 
• can compare the voltages higher than V DD 
The ADC on our test chip has 3-bit resolution and is simulated to work with a 50MHz 
clock. Other performance parameters of the ADC can be seen on Table 5.3. Figures 5.13 
shows simulated integral and differential non-linearity of the ADC. Figure 5.14 show a 
simulated output with and sine-wave input and the spectral power density of the output of the 
ADC. 
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Table 5.3 ADC performance parameters 
Offset 
. 
0 LSB 
Gain Error* 0.1168 LSB 
INL* 0.07017 LSB 
DNL* 0.0816 LSB 
SNR* 19.58 dB 
ENOB* 2.961 Bits 
SFDR 26.7626dB 
Power Dissipation 7.458 mW 
Speed 50MHz 
input.xis 
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Figure 5.13 INL and DNL plot of the ADC 
• The ADC was simulated with 0 V as the reference low and 1 V as the reference high. 
c.. 
E 
<( 
fiJ 
~ 
O') 
"' ::ii: 
0.5 
0 
0 
-20 
-40 
-60 
-80 
-100 
-120 
0 
0 
5 10 
52 
Time Domain 
'15 
Time 
Reel. Window N=2048 Np =4 
I I I I 
I I I I 
I I I I 
' 
------------~--------------' 
' ' 
' 
' 
25 
--------------~--------------i---------------t---------------~---------------~-------------
lr,~ ii--~-!---111:-----·: · --~+--~~:-:1---~~-~:--~~: :----::[--:::;:~1#:::!·::::::::::::: --~ - -- -- -- . ----- ) m )1~}1 - - . . . 1!'L . -------------. ' ' I I I I 
-----... -------_:_ -----------___ j_ -------------. ! . --------------~ --------------_;_ -------------
I I I I I : : : : : 
0.5 1.5 
Frequency 
2 
Figure 5.13 Spectral plot of the ADC 
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6.RESULTS 
6.1 Threshold Voltage Variations due to different input voltage 
Four different input voltages are available externally for the test chip. Rows 1&5, 
rows 2&6, rows 3&7, and rows 4&8 will be connected to those four input voltages, 
respectively. As discussed in section 4.5, we expect the threshold voltage variation of the 
input transistors of the source followers to cause some non-linearity in the circuit output. To 
see this non-linearity, the 4 input voltages are set to 1.7, 1.6, 1.5 and 1.4 V and the Vreset is set 
to 1.8 V. 
Ri:sr.orch iesi .. deiet·f.:,r 5c.hernotic : Jun 25 2~:42:54 20:32 
Transient Response 
_:~ ~om•• One Frame n._ ..... ~---
2.0 A: /Gain3 
:: f . 
2.0 •: /Gain2 
:: f ~· 
2.0 1: /Gain 1 
:: I ~ 
2.40u 2.70u 3.00u 3.30u 3.60u 3.90u 
time 
Figure 6.1 Output of the pixel 
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Table 6.1 Output voltage of the pixels from column 1 
Input Output Threshold Reset Threshold Different 
Voltaae CV) Voltage (V) Voltage (V) Output (V) Voltage (V) of Threshold (V) 
1.7 0.257345 1.442655 0.315166 1.484834 0.042179 
1.6 0.202607 1.397393 0.315041 1.484959 0.087566 
1.5 0.155885 1.344115 0.315002 1.484998 0.140883 
1.4 0.118777 1.281223 0.315529 1.484471 0.203248 
1.7 0.258881 1.441119 0.315642 1.484358 0.043239 
1.6 0.203300 1.396700 0.315756 1.484244 0.087544 
1.5 0.156837 1.343163 . 0.315403 1.484597 0.141434 
1.4 0.118670 1.281330 0.315668 1.484332 0.203002 
From table 6.1, we can clearly see how the threshold voltage varies due to the 
different input voltage at the input transistor of the source follower. This type of threshold 
variation will cause the non-linearity of each pixel so it is something that needs to be 
addressed and reduce because the threshold voltage variation can be as large as 200 m V. 
6.2 Threshold voltage variations between pixels across the array 
The threshold variation across the array means that the threshold would be different 
between the pixels with the same input voltage. The outputs of the pixels are listed in Table 
6.2. 
Table 6.2 Output voltages of the pixels from the whole array. 
Input Output Voltage (V) 
Row Voltage (V) Column 1 Column 2 Column 3 Column4 
1 1.7 0.257345 0.257337 0.257338 0.257335 
2 1.6 0.202607 0.202607 0.202607 0.202607 
3 1.5 0.155885 0.155884 0.155885 0.155882 
4 1.4 0.118777 0.118778 0.118778 0.118778 
5 1.7 0.258881 0.258881 0.258881 0.258882 
6 1.6 0.203300 0.203300 0.203300 0.203300 
7 1.5 0.156837 0.156837 0.156837 0.156837 
8 1.4 0.118670 0.118670 0.118670 0.118670 
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The result shown in Table 6.2 indicates that the threshold variations between pixels 
across the arrays are not a big issue. However, our simulations probably do not give a good 
indication of the process-related variations across a wafer. 
6.3 ADC Output 
The ADC is used to digitize the output from the gain circuit. The ADC is set with 
high reference voltage of 1.65 V and low reference voltage of .65 V so the ADC has 1 V 
range of operation. 
Table 6.3 The ADC output digital codes 
Ideal Measure Digital Output 
Ranae(V) Ranae (V) 83 82 81 
.65 - .775 .680 - .7777 111 
.775 - .900 .7777 - .9085 110 
.900 - 1.025 .9085 - 1.042 101 
1.025 - 1.150 1.042-1.178 100 
1 .150 - 1 .275 1 .178 - 1 .308 011 
1.275 - 1 .400 1.308 - 1 .428 010 
1 .400 - 1 .525 1.428 - 1 .541 001 
1 .525 - 1.650 1.541 - 1 .650 000 
Figure 6.2 shows the output from the gain circuit with the corresponding digital output. The 
gain circuit output is taken from column one. Table 6.4 summarizes the result of Fig. 6.2. 
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Figure 6.2 The output from the gain circuit with the corresponding ADC output 
Table 6.4 Summary of column 1 output with its corresponding digital output code 
Input Digital Output 
Voltage (V) 83 82 81 
1.37147 010 
1.11945 011 
0.905247 101 
0.793701 110 
1.3666 010 
1.11871 011 
0.908196 101 
0.78372 110 
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7. CONCLUSION 
A monolithic active pixel detector fabricated in regular CMOS technology has been 
proven to be achievable by IreS/Lepsi work [2]. Our efforts have shown that the goal of 
having the detecting pixel and the readout electronics integrated onto the same low-resistivity 
silicon wafer is also feasible. We have designed and submitted for fabrication a test chip 
using the AMI 0.6-µm process available through the MOSIS service. In that test chip, we 
have included an implementation of a "Read-Read Again" approach that appears to reduce 
systematic noise. The Read-Read Again method requires longer read-out times compared to 
a conventional single read-out. Our initial goal was to obtain pixel readout times of 110 ns. 
Simulations show a minimum readout time of about 150 ns. This is certainly adequate for 
our test chip. Further tuning of the design in future versions should allow for some speed 
improvement. 
The threshold voltage variations due to substrate effects seem to the biggest challenge 
for this concept to work. A twin-tub process will be needed in a future version of the chip in 
order to reduce this effect, as discussed in section 4.5. Process induced threshold variations 
will be measured on the actual chip once it returns from fabrication in a few months time. 
In order to implement a fully functional pixel array, a design for the sensor diode is 
needed. That work is being done as an independent effort. Final tuning of the electronics 
will be possible once the diode structure is better known. The behaviors and characteristics of 
the diode will give us more insight about what the limitations and requirements of the rest of 
the electronics. 
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Another aspect that will require further study and design is the inclusion of a pipeline 
or FIFO in each pixel to allow for collection of more collision date. Implementation of a 
pipeline along with the Read-Read Again method will certainly be a design challenge. 
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